Senior Design Project Report

on

Silicon P-N Junction Photodiode Fabrication

By Tho Thi Snow

Project Advisor: Prof. Mustafa G. Guvench

Submitted to: Prof. Mustafa G. Guvench

On: May 16, 2005

University of Southern Maine

Department of Electrical Engineering
Table of Content:

I. Objective of project

II. Fabrication Processes:
   A. Oxide Growth
   B. Dopant (Boron) Diffusion
   C. Etching
   D. Vacuum Metallization
   E. Antireflection Coating

III. Test Measurements Methods
   1. Oxide thickness measurement
   2. Reflection measurement
   3. Diode current measurement

IV. Test Results from:
   A. Experiments in Fabrication steps
   B. I-V characteristics of P-N junction

V. Conclusion

VI. Appendixes

VII. References

(Equipments used in tests in this project)
I. Objective of project

The objective of this project was to apply the theoretical knowledge about silicon integrated circuit fabrication processes to fabricate a Si P-N junction Photodiode that corresponded to Red 632.8nm HeNe Laser or Red 660nm LED.

II. Fabrication Processes:

Calculations for Fabrication parameters were shown in Mathematica file named “Calculations for fabrication parameters.nb”

Silicon integrated circuit fabrication processes involved in creating a silicon p-n junction photodiode in this project were oxide growth, dopant diffusion and vacuum metallization. Full fabrication processes should have included photolithography process; however, this process was omitted due to equipment’s unavailability. A cross sectional structure of a Si p-n junction photodiode was shown in figure 1.

Figure 1: Cross sectional structure of a Si p-n junction photodiode
With the constrain due to equipment’s unavailability as mentioned above, the real fabrication process still carried out in a normal sequence, i.e. the oxidation step first (as an experiment), then boron doping and diffusion, after that etching, vacuum metallization, and finally with antireflection coating.

The materials used in the fabrication processes were:

- **Starting wafer:** 4-in diameter N-type doped, \(<111>\) Silicon Wafer
- **Dopant:** Boron silicafilm, \(C_0 = 5 \times 10^{20} \text{ cm}^{-3}\) (Emulsitone company)
- **Diffusion gas:** Nitrogen (N2)
- **Etchant:** Buffered Hydrofluoric acid (BHF)
- **Metal:** 0.5mm diameter Aluminum wire
- **Others:** De-ionized (DI) water…

A. **Oxide Growth**

![Furnace control units](image1.jpg) ![Hot furnace tube @1050 C](image2.jpg)

Figure 2: Oxidation system

Silicon and oxygen were very active. Even at room temperature, when silicon wafer was exposed to air, silicon combined with oxygen in air forming a thin oxide layer of \(~10 \rightarrow 20\) Angstroms. Therefore, thermal oxidation of silicon was easily achieved by heating the wafer to a high temperature, typically in the range from 900 to 1200 C, in an atmosphere containing either pure oxygen or water vapor. In order for oxidation to continue occurring after a layer or silicon dioxide had been formed on the wafer surface,
oxygen must reach the silicon interface. Luckily, this was not an issue since at these high temperatures, oxygen and water vapor diffused easily through silicon dioxide. As the oxide grew, oxygen must pass through more and more oxide. As a result, the growth rate decreased as time went on. The chemical reaction occurring at the silicon surface was:

For dry oxygen:

\[ \text{Si} + \text{O}_2 \rightarrow \text{SiO}_2 \]

For wafer vapor:

\[ \text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2 \]

The grown oxide thickness was calculated based on the following function:

\[ \tau = \frac{X_0^2}{B} + \frac{X_0}{\frac{B}{A}} - \tau \]

- where \( X_0 \) = thickness of the oxide at a given time

- \( B \) = parabolic rate constant
- \( B/A \) = linear (growth) rate constant

\[ \left( \frac{\tau}{\frac{X_i^2}{B}} + \frac{X_i}{\frac{B}{A}} \right) \]

\( \tau \) = time which would have been required to grow the initial oxide \( X_i \).

Parabolic rate constants, \( B \), of <100> Si wafers were different from those of <111> Si wafers. So were linear rate constants, \( B/A \). Parabolic and linear rate constants varied with temperature as well. Based on available data listed in reference [2], written functions shown below would be used to calculate dry and wet oxidation times for available wafers for this project, i.e. 4 in-diameter, N-type doped, <111> Si wafers.
Parabolic and linear rate constants were the denominators of the first and the second term of the function, respectively.

\[
\text{time\textit{wetoxide}[Xi, X0, T]} := \frac{X0^2}{386 \times \exp\left[\frac{-6.25 \times 10^6}{8.617 \times 10^8 \times (T-273)}\right]} + \frac{X0}{1.63 \times 10^6 \times \exp\left[\frac{-2.05 \times 10^8}{8.617 \times 10^8 \times (T-273)}\right]}
\]

\[
\text{time\textit{dryoxide}[Xi, X0, T]} := \frac{X0^2}{772 \times \exp\left[\frac{-3.22 \times 10^6}{8.617 \times 10^8 \times (T-273)}\right]} + \frac{X0}{6.23 \times 10^6 \times \exp\left[\frac{-2.00 \times 10^8}{8.617 \times 10^8 \times (T-273)}\right]}
\]

These equations were used to calculate parameters for the oxidation process.

Based on calculated results, either wet or dry oxygen was chosen. Since a very thick oxide wasn’t necessary for this project, all oxide in this project was grown in air, which could be considered as in dry oxygen.

**Actual steps in oxidation process were:**

- Place wafers on to the oxidation boat
- Push the boat in to the middle of the furnace tube
- Use furnace controller, i.e. computer, to program the temperature of the furnace tube to ramp up to oxide growing temperatures (1000 and 1050°C in this project)
- Pull wafers out after a desire oxidation time.

The oxidation experiment was carried out on one 4-in diameter, N-type doped, <111> Si wafer. It was oxidized in air twice: 1 hour at 1000°C and then 1 hour at 1050°C.
B. Dopant (Boron) Diffusion

Since a heavily P-type doped was wanted, boron was chosen as the dopant, and it was doped to the wafer at the solid-solubility limit for boron, which was the maximum limit that silicon could absorb boron. The diffusion was carried out using the same system as the one used to grow oxide as shown in figure 2.

Processing steps:

- Deposit Boronsilicafilm solution on top of wafer
- Dry in oven at 1500°C for ~15 min
- Load on to diffusion boat, then push the boat to the middle of furnace tube
- Turn on diffusion gas and the furnace, ramp up time = 90 min. to reach diffusion temperature of 1050°C
- After a wanted diffusion time, pull the wafer out of the furnace tube

C. Etching

The etching step was carried out at room temperature after boron diffusion step. The back oxide, which existed on the starting wafer, and the doping solution film left on the surface of the wafer, both needed to be removed before depositing contact metal electrodes. Wet chemical etching method - an isotropic process - was used for all etchings in the fabrication process. The wet etchant used was buffered hydrofluoric acid solution (BHF), which was the etching solution consisting of hydrofluoric acid and a buffering agent, ammonium fluoride (NH4F), added to the etching solution to prevent depletion of the fluoride ions in the oxide etch. BHF chemically reacted with etched films to form water-soluble byproducts or gases. The overall chemical reaction for SiO2 etching was:
SiO$_2$ + 6HF $\rightarrow$ H$_2$SiF$_6$ + 2H$_2$O

(H$_2$SiF$_6$ was a water-soluble complex)

At room temperature, the etch rate in BHF ranged from 100 A$^0$ to 1000 A$^0$. The etch rate depended on temperature, the density of the silicon dioxide film, and also on the type of oxide present; for example oxides grown in dry oxygen etched more slowly than those grown in the present of water vapor. BHF etched borosilicate glass forming from the remaining doping solution on the front doping surface of the wafer, at a slower rate than that of silicon dioxide film. Since there were many factors as mentioned determined the etch rate, and the information of most of those factors weren’t available or couldn’t be determined, the etch rate of BHF for this project process was not known exactly. However, the etching times could be determined based on the occurrence of a hydrophobic condition (i.e. etching solution washed away from the etched surfaces) on the wafer signaling the completion of the etch step. The recorded etching times were from 3 to 4 minutes for the back oxide and about 12 minutes for the borosilicate glass on the doping surface of the wafer. After the wafer went through the chemical etching, it was rinsed with de-ionized water and blew dry with nitrogen gas. Then, it was ready for the vacuum metallization deposition step.

D. Vacuum Metallization Deposition

![真空沉积系统](image)

Vacuum Deposition System used in Al vapor deposition. Chamber environment = air, Chamber Pressure = $10^{-6}$ torr, Current = 40 -> 50 A

Figure 3: Vacuum deposition system

Tested wafer after Al deposition process
After the wafer went through the etching step, both front and back surface of the wafer were clean and ready for depositing contact metal electrodes for the device. Aluminum was used as the metal material in the metallization process. It was deposited on the surface of the wafer through the mask by evaporation deposition method. The deposition was carried out in the vacuum chamber of a basic vacuum deposition system in the Micro-Fabrication at the University of Southern Maine. Following the etching step, the wafer was placed on top of metal mask sitting on the rack inside the vacuum chamber. Pressure in the chamber was lower down to the processing chamber pressure of \( \sim 2 \times 10^{-6} \) torr by a mechanical pump and a high-vacuum pump of the vacuum deposition system. The vacuum environment was air. The tungsten boat holding a 10cm of 0.5 diameter aluminum wire was placed about 10 cm below the wafer and resistively heated by passing an alternate current (AC) through it. Aluminum on the tungsten boat melt and then vaporized at a current in the range from 40 amperes to 50 amperes. The aluminum vapor came up through the mask and stuck and condensed on the exposed surface of the wafer. The same deposition method was applied for forming both anode contact (i.e. boron p++ active layer/ front surface contact) and cathode contact (N++ antimony doped substrate/ back contact). The wafer then went through the final processing step that was antireflection coating.

E. Antireflection Coating

When light was incident on the surface of a semiconductor, it became partially reflected. A photodiode would need as much light transmitted into the device as possible to convert to electrical energy. An antireflective coating therefore was needed. The ideal
material for antireflective coating on silicon diodes operating in air was the one that had a refractive index of 1.87 (i.e. $n_{\text{ideal anti}} = \sqrt{n_{\text{air}} \times n_{\text{silicon}}} = \sqrt{1 \times 3.5} = 1.87$).

![Figure 4: Antireflection coating on a semiconductor device](https://example.com/figure4.png)

Even though silicon dioxide, which had an index of reflection of 1.46 closed to the ideal value of 1.87, was not the optimal material for antireflection coating on the fabricated diode, the oxidation process was quite simple, and the thickness of the grown oxide was easy to control (just by controlling the oxidation time and temperature), silicon dioxide was chosen to be the material for antireflective coating for the fabricated diode.

For SiO2:

Antireflection coating (SiO2) → $n_{\text{SiO2}} = 1.46$

If the coating material was ideal, i.e. $n = 1.87$, the thickness of the antireflection coating was calculated based on the following function:

$$d = m \times \frac{\lambda}{4n} \quad \text{(eq1)}$$

where $m = 1, 3, 5...$ is an odd integer

$\lambda$ = the free-space wavelength

$n$ = the refractive index of the coating material
Using this function (eq1),

Thickness of SiO₂-antireflection coating was:

For Red 632.8nm HeNe Laser -> $d = 1084 \ A^0$ or odd multiple of $1084 \ A^0$ and

For Red 660nm LED -> $d = 1130 \ A^0$ or odd multiple of $1130 \ A^0$

However, silicon dioxide was not the ideal material for antireflective coating, an experiment was carried out to determine the optimal oxide thickness for antireflective coating. Five wafers were oxidized in air, at the same temperature of 1050°C. Every half hour of oxidation passed, one wafer was taken out of the furnace tube. These five wafers then went through couple reflection measurement methods as described in the “Test Measurement Methods”.

III. Test Measurements Methods

1. Oxide thickness measurement method

An aluminum film was deposited on the oxidized wafers to form Metal Oxide Semiconductor (MOS) capacitors, which would be the necessary structure to be used to measure the grown oxide thickness using the capacitance-voltage method. Since the underlying semiconductor layer was N-type, positive biased DC voltage on the Al gate would attract the majority carrier electrons to the silicon surface. The capacitance measured therefore would be the oxide capacitance, $C_{ox}$.

$$C_{ox} = \frac{\varepsilon A}{\tau_{ox}} = \frac{\varepsilon_o \varepsilon_{SiO_2} A}{\tau_{ox}}$$

where $A =$ contact area of metal gate
$\tau_{ox} =$ oxide thickness

When the gate biased voltage was negative, it would repel the majority carrier electrons from the surface creating a depleted region. As the biased voltage became
more negative, the depleted region would be larger. For larger values of negative DC gate voltage, the silicon surface would actually “invert” from N-type to P-type. The negative voltage on the gate would attract the minority carrier holes in the epi layer to the surface and if enough of them were present there, they could form an inversion layer of P-type carriers. The measured capacitance for negative voltage was the capacitance of the oxide and of the depletion layer. Since the depletion region with depended on the impurity concentration of the epi layer, a measurement of capacitance versus DC biased voltage could be used to extract the doping profile in the epi. The Mathematica file “tox and Nd calculation from C-V data.nb” showed the detail of this type of extraction.

If the interest was finding the thickness of the oxide, there only needed to apply positive biased DC voltage and measure the corresponding capacitance. The measured C-V data would be enough to calculate the oxide thickness.

2. Reflection measurement methods

The reflection measurement was carried out using two methods using two different light sources, i.e. a spot focused table lamp and 632.8nm HeNe laser. The first measurement method using the spot focused table lamp as the light source. Measurement instruments were the focused table lamp as the light source shining on reflecting surfaces, a spectrometer probe to detect the reflected light, a spectrometer to measure the intensity of the reflected light, an Ocean Optic. software and a computer to capture, store, and display the spectrum of the reflected light. It was important to mention that the intensity of the source was kept constant or assumed to be constant, and the probe was placed at the same distance and angle from reflected
surfaces for the purpose of consistency in the intensity measurement. Based on the measured intensity of the reflected light, reflectance of the oxide layers were determined.

The second method using 632.8nm HeNe as light source. The measurement set-up was shown in figure 5. Instruments were a 632.8nm HeNe as light source, a Radio Shack solar cell to capture the reflected light, a digital multimeter to measure the current generated by the solar cell. Since the solar cell would generate a larger current if it received more light, the surface that had the smallest solar cell current would be the surface that had smallest reflection, which was the best surface to be used as an antireflective coating for the fabricated diode.

![Image of measurement setup](image)

**Figure 5**: Set-up of the reflection measurement using a 632.8nm HeNe laser as light source.

3. **Diode current measurement**

The diode current measured in this project was the short circuit current due to a large amount of leakage current generated by different imperfections in the fabrication. Digital multimeters were used to measure the voltage and current of the diode as well as the 660nm LED.
IV. Test Results:

A. Test Results from Experiments in Fabrication steps

Formula to calculate oxide thickness based on measured capacitance of the MOS capacitor (N type substrate) under forward bias.

\[
\varepsilon_{SiO_2} = 3.9; \varepsilon_0 = 8.8542 \times 10^{-12}; \eta = \frac{1}{k} = \frac{1.25 \ \text{nm}^2}{2}; \pi = 0.01227 \times 10^{-4} (\pi A^2);
\]

\[\text{Cox} \propto \text{measured of positive bias}(+F+);
\]

\[\frac{\varepsilon_f \times \varepsilon_{SiO_2} - A}{Cox} (\pi A^2)
\]

<table>
<thead>
<tr>
<th>Wafer No.</th>
<th>Temperature (°C)</th>
<th>Oxidation environment</th>
<th>Furnace Ramp up time (min)</th>
<th>Oxidation time (min)</th>
<th>Calculated oxide thickness (Å)</th>
<th>Measured oxide thickness (Å)</th>
<th>Measured C (pF) at Voiced = +10 Volts</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1050</td>
<td>Air</td>
<td>90</td>
<td>30</td>
<td>655</td>
<td>810</td>
<td>523</td>
</tr>
<tr>
<td>2</td>
<td>1050</td>
<td>Air</td>
<td>90</td>
<td>60</td>
<td>953</td>
<td>1098</td>
<td>386</td>
</tr>
<tr>
<td>3</td>
<td>1050</td>
<td>Air</td>
<td>75</td>
<td>90</td>
<td>1200</td>
<td>1243</td>
<td>341</td>
</tr>
<tr>
<td>4</td>
<td>1050</td>
<td>Air</td>
<td>75</td>
<td>120</td>
<td>1417</td>
<td>1451</td>
<td>290</td>
</tr>
<tr>
<td>5</td>
<td>1050</td>
<td>Air</td>
<td>75</td>
<td>150</td>
<td>1611</td>
<td>1649</td>
<td>257</td>
</tr>
</tbody>
</table>

Table 2: Calculated and measured oxide thickness for 5 wafers in the antireflection coating experiment.

Note that the measured oxide thickness on all five test wafers were thicker than the calculated values from ~38 Angstroms to ~ 155 Angstroms. The furnace ramp up time when growing oxide on wafers #1 and #2 were 15 minutes longer than that when growing oxide on wafers #3, #4, and #5. And the data also showed that the oxide thickness on wafers #1 and #2 was consistently about 100 Angstroms thicker then that on wafer #3, #4 and #5. This indicated that some oxide was grown during the ramp up time at a temperature close to the oxidation temperature. Therefore, despite of the differences,
the measurement values of the oxide thickness on all five test wafers could reasonably be considered agreeing with the calculated values.

The following two plots were the plots of reflection and reflectance spectrum of reflected light from the experimental measured surfaces. Both plots showed that for red light having wavelength in ~ 650nm, the 1.461nm oxide layer, which was oxidized for two hours in air at 1050 C, was the best to be used as an antireflection coating for red light since its reflection or reflectance was the least. To make sure that this oxide layer was also the best when it was used as the antireflection coating for the 632.8nm HeNe laser, the reflection measurement using 632.8 nm HeNe laser as the light source. The data result and its plot shown in Table 3 and figure 8 also indicated that the same oxide layer thickness, i.e. 1.461nm oxide layer oxidized for two hours in air at 1050 C, was the best to be used as an antireflection coating for 632.8 nm HeNe laser. The results from the two measurement methods agreed with each other.

![Spectrum of light reflected from surfaces of tested wafers](image)

**Figure 6:** Reflection Spectrum of reflected light from experimental measurement surfaces.
Figure 7: Reflectance Spectrum of reflected light from experimental measured surfaces.

**Reflection from Red 632.8 nm HeNe Laser**

<table>
<thead>
<tr>
<th>Type</th>
<th>Surfaces</th>
<th>I solar cell (mA) (Radio Shack)</th>
<th>Adjusted I solar cell (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Direct from light source</td>
<td>3.60</td>
<td>3.55</td>
</tr>
<tr>
<td>2</td>
<td>Aluminum</td>
<td>3.07</td>
<td>3.02</td>
</tr>
<tr>
<td>3</td>
<td>Bare silicon</td>
<td>1.26</td>
<td>1.21</td>
</tr>
<tr>
<td>4</td>
<td>Oxide thickness = 810 Angstroms</td>
<td>1.00</td>
<td>0.95</td>
</tr>
<tr>
<td>5</td>
<td>Oxide thickness = 1098 Angstroms</td>
<td>0.58</td>
<td>0.53</td>
</tr>
<tr>
<td>6</td>
<td>Oxide thickness = 1243 Angstroms</td>
<td>0.45</td>
<td>0.40</td>
</tr>
<tr>
<td>7</td>
<td>Oxide thickness = 1461 Angstroms</td>
<td>0.36</td>
<td>0.31</td>
</tr>
<tr>
<td>8</td>
<td>Oxide thickness = 1649 Angstroms</td>
<td>0.39</td>
<td>0.34</td>
</tr>
</tbody>
</table>

Table 3: Measured solar cell current for experimental reflected surfaces

Figure 8: Plot of solar cell current versus reflected surfaces (data from table 3)
Table 4: Reflection data for experimental measured surfaces.

It was the fact that the bare silicon surface would reflect 31 % of incident light. The results shown in table 4 suggested that with an oxide antireflection coating, the reflection reduced. And for the case when the best 1.461nm oxide antireflection coating was applied on the silicon surface, the reflection would be improved by ~75 %.

B. Test Results for I-V characteristics of P-N junction

Figure 9: Tested sample (25 min. B diffusion at 1050°C in N2) Calculated junction depth, Xj = 0.82 micron
The pictures shown in figure 10 were the I-V plots of the tested diode under no illumination and with illumination. When the tested diode was illuminated with a working light, the curve on the left picture shifted down indicated a larger current was generated. This meant that there existed a p-n junction, which was the core of the diode. Therefore, a working diode had been fabricated.

Tests were carried out on another sample from the same processed wafer as the previous sample using 632.8nm HeNe laser and red 660nm LED as incident light sources.
Information about the red LED used in the tested I-V measurement:

Wavelength Red LED = 660 nm

I LED = 20 mA, (max = 50 mA)

Power dissipation = max = 100 mW

<table>
<thead>
<tr>
<th>Vin (V)</th>
<th>VR(V)</th>
<th>I LED (mA)</th>
<th>V LED (V)</th>
<th>P LED (mW)</th>
<th>I diode (mA)</th>
<th>V diode (V)</th>
<th>P diode (mW)</th>
<th>Isolar cell (mA)</th>
<th>V solar cell (mV)</th>
<th>P solar cell (mW)</th>
<th>(P diode/P solar cell)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.200</td>
<td>1.706</td>
<td>20.000</td>
<td>1.494</td>
<td>29.880</td>
<td>1.310</td>
<td>357.400</td>
<td>0.468</td>
<td>1.590</td>
<td>356.700</td>
<td>0.567</td>
<td>0.826</td>
</tr>
<tr>
<td>3.600</td>
<td>2.133</td>
<td>25.000</td>
<td>1.468</td>
<td>36.690</td>
<td>1.650</td>
<td>371.800</td>
<td>0.613</td>
<td>2.080</td>
<td>375.400</td>
<td>0.781</td>
<td>0.786</td>
</tr>
<tr>
<td>4.100</td>
<td>2.559</td>
<td>30.000</td>
<td>1.541</td>
<td>46.230</td>
<td>1.970</td>
<td>382.000</td>
<td>0.753</td>
<td>2.470</td>
<td>390.300</td>
<td>0.964</td>
<td>0.781</td>
</tr>
<tr>
<td>4.500</td>
<td>2.986</td>
<td>35.000</td>
<td>1.515</td>
<td>53.010</td>
<td>2.330</td>
<td>390.000</td>
<td>0.909</td>
<td>2.850</td>
<td>402.000</td>
<td>1.146</td>
<td>0.793</td>
</tr>
<tr>
<td>5.000</td>
<td>3.412</td>
<td>40.000</td>
<td>1.588</td>
<td>63.520</td>
<td>2.660</td>
<td>398.000</td>
<td>1.059</td>
<td>3.250</td>
<td>410.000</td>
<td>1.333</td>
<td>0.795</td>
</tr>
<tr>
<td>5.400</td>
<td>3.839</td>
<td>45.000</td>
<td>1.562</td>
<td>70.270</td>
<td>2.900</td>
<td>402.000</td>
<td>1.166</td>
<td>3.600</td>
<td>419.000</td>
<td>1.508</td>
<td>0.773</td>
</tr>
<tr>
<td>5.800</td>
<td>4.265</td>
<td>50.000</td>
<td>1.535</td>
<td>76.750</td>
<td>3.210</td>
<td>407.000</td>
<td>1.306</td>
<td>3.990</td>
<td>425.000</td>
<td>1.696</td>
<td>0.770</td>
</tr>
</tbody>
</table>

**Table 5:** Voltage, current, and power of 660 nm LED and solar cell

![Idiode (mA) versus P(LED)](image)

**Figure 12:** Plot of current of fabricated diode versus power of 660 nm LED

The plot of Idiode versus PLED showed that the Idiode increased as the power of the LED, PLED, increased. This was expected for a working diode.
Figure 13: Plot of current and power of fabricated diode and solar cell (for comparison) versus current of 660nm LED

The plot in figure 13 was just for the comparison between I and P of the fabricated diode and the Radio Shack solar cell. Based on the information shown in table 5, the power generated by the fabricated diode was about 80% compared to that of the solar cell. Due to many fabrication equipment’s constrains, the result diode wasn’t too bad comparing to the commercial Radio Shack solar cell.

**Efficiency:**

Theoretical photocurrent generated was:

\[ I_{ph} = R \times P_0 \]

Where

- \( I_{ph} \) is photocurrent (A)
- \( R \) is radiant sensitivity or spectral responsivity (A/W)
- \( P_0 \) is optical power (W)

Since the surface of the tested p-n junction diode was bare silicon (without antireflection coating), and it was the fact that 31% of incident light reflected from the silicon surface, the efficiency of the diode was calculated with an assumption that only 70 percent of the 660nm LED optical power would be considered as the optical power received by the diode. So,
P reflection = 30% P(LED) \rightarrow P_o = (1-0.3) P(LED) = 0.7 P(LED)

I_{ph} = R \times P_o = 0.4 \times P_o

Efficiency = \frac{I_{diode}}{I_{ph}} \times 100\%

R = \sim 0.4 \text{ A/W for wavelength of 600nm-> 650nm}

<table>
<thead>
<tr>
<th>$V_{LED}$ (V)</th>
<th>$I_{LED}$ (mA)</th>
<th>$P_{LED}$ (mW)</th>
<th>$I_{diode}$ (mA)</th>
<th>$I_{ph}$ (mA)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.494</td>
<td>20</td>
<td>29.88</td>
<td>1.31</td>
<td>8.3664</td>
<td>15.65787</td>
</tr>
<tr>
<td>1.468</td>
<td>25</td>
<td>36.69</td>
<td>1.65</td>
<td>10.2732</td>
<td>16.06121</td>
</tr>
<tr>
<td>1.541</td>
<td>30</td>
<td>46.23</td>
<td>1.97</td>
<td>12.9444</td>
<td>15.21894</td>
</tr>
<tr>
<td>1.515</td>
<td>35</td>
<td>53.01</td>
<td>2.33</td>
<td>14.8428</td>
<td>15.69785</td>
</tr>
<tr>
<td>1.588</td>
<td>40</td>
<td>63.52</td>
<td>2.66</td>
<td>17.7856</td>
<td>14.95592</td>
</tr>
<tr>
<td>1.562</td>
<td>45</td>
<td>70.27</td>
<td>2.9</td>
<td>19.6756</td>
<td>14.73907</td>
</tr>
<tr>
<td>1.535</td>
<td>50</td>
<td>76.75</td>
<td>3.21</td>
<td>21.49</td>
<td>14.93718</td>
</tr>
</tbody>
</table>

Table 6: $V$, $I$, and $P$ of 660nm LED and $I_{diode}$, $I_{ph}$, and Efficiency of the fabricated photodiode

Data from table 6 showed that the fabricated diode had an efficiency of $\sim 15\%$.

The highest efficiency of the diode was 16% when the LED was operated at 25 mA.

V. Conclusion

Even though the fabricated diode wasn’t a desire photodiode, it response to red 660nm LED and 632.8nm HeNe laser as intended. The short circuit current generated by the diode was $\sim 2$ mA when the HeNe laser beam illuminated it. For the LED case, the short circuit current varied depending on the operating current of the LED, which was equivalent to the optical power of the LED. The highest efficiency of the diode was 16% when the LED was operated at 25 mA. For the antireflection coating, although the reflective coating wasn’t applied on the fabricated diode before the final test measurements were carried out, the experiments on the oxidation and antireflection coating had been done, and the results for the experiment had been obtained. Anyway, a working photodiode was fabricated.
VI. Appendixes

- Mathematica files (4 files):
  1. “Calculations for fabrication parameters.nb”
  2. “tox and Nd calculation from C-V data.nb”
  3. “tox calculation from C-V data for 5 wafers.nb”
  4. “Reflection of oxide layers (measured, using a focused table lamp).nb”

- Excel files (4 files):
  1. “Collected C-V from test wafer and C-V plots.xls”
  2. “Data and spectrum of reflected light.xls”
  3. “Reflection from HeNe Laser (measured).xls”
  4. “I-I,P diode and solar cell and power efficiency.xls”

VII. References


Equipments used in the test measurement in this project

- Signatone (CA) S-1041 HC Serial 132
- Boonton Electronics, Digital Capacitance Meter 72BD
- DC Regulated Power Supply (China) CSI30003X III
- Type 576 Curve Tracer (Oregon, USA), Textronix
- High-Resolution Spectrometer, Ocean Optics, HR 2000CG-UV-NIR
- Leica Focus Light
- Digital Multimeter